DOI: https://doi.org/10.32515/2664-262X.2025.11(42).2.45-51

Software Implementation of the Synthesis of Ternary Two-Input Logic Functions

Kateryna Budat, Larysa Martynovych

About the Authors

Kateryna Budat, Student, Odesa I. I. Mechnykov National University, Odesa, Ukraine, ORCID: https://orcid.org/0009-0000-5176-5730, e-mail: budat.kateryna@stud.onu.edu.ua

Larysa Martynovych, Senior Lecturer at the Department of Computer Systems and Technologies, Odesa I. I. Mechnykov National University, Odesa, Ukraine, ORCID: https://orcid.org/0000-0001-7351-1467, e-mail: larysa.yaroslavna@onu.edu.ua

Abstract

The article proposes a method for synthesizing ternary binary logic functions using a multi-threshold element, which significantly extends the capabilities of ternary logic compared to traditional binary logic. The aim of the work is to develop an algorithm for synthesizing ternary logic functions, based on the use of a multi-threshold element, which simplifies the design of logical circuits and reduces energy consumption while maintaining high data processing speed. The study includes a comparative analysis of ternary and binary logic functions, allowing an assessment of the advantages of ternary logic, particularly its ability to process more values than binary logic, which opens up new possibilities for creating more efficient computing devices. Specifically, ternary logic can reduce the complexity of circuits and hardware resource usage, while also enhancing performance in tasks where energy efficiency is critical. An essential part of the research is the development of an algorithm for synthesizing ternary binary logic functions based on a four-threshold multi-valued element. Furthermore, a software module was implemented to automate the synthesis of ternary functions. The program not only generates a graphical representation of the logical circuit but also formulates the analytical expression corresponding to the given logical function. This significantly simplifies the design and analysis of logical systems and enhances the efficiency of computations. Considering the high potential of ternary logic, the results of this work are significant not only for theoretical research but also for practical applications in the development of new computing devices and technologies. The further development of these ideas could contribute to the progress in computational systems working on new principles and open up new possibilities for optimizing technological processes in various fields of science and engineering.

Keywords

ternary logic, multi-threshold element of multi-valued logic, threshold element of ternary logic, ternary logic element, multi-valued logic

Full Text:

PDF

References

1. Gunchenko, Y., Shugailo, Y., Bercov, Y., & Martynovych, L. (2022). Analysis of the current state of the elements of ternary logic. Zbirnyk naukovykh pratsʹ Viysʹkovoho instytutu Kyyivsʹkoho natsionalʹnoho universytetu imeni Tarasa Shevchenka, (76), 88–101. https://doi.org/10.17721/2519-481x/2022/76-08

2. Sandhie, Z. T., Ahmed, F. U., & Chowdhury, M. H. (2020). Design of ternary logic and arithmetic circuits using GNRFET. IEEE Open Journal of Nanotechnology, 1, 77–87. https://doi.org/10.1109/ojnano.2020.3020567

3. Gunchenko, Y. O. (2017). Multiplet threshold element of multivalued logic (Ukrainian Patent No. 118735). Odesa I. I. Mechnikov National University.

4. Gunchenko, Y. O., Lenkov, S. V., Malakhov, Y. V., Shvorov, S. A., Ustymchuk, V. V., Lukin, V. Y., Mezhuev, V. I., Lenkov, Y. S., & Levchuk, V. V. (2018). Ternary half-adder based on a multiplet threshold element of multivalued logic (Ukrainian Patent No. 122996). Odesa I. I. Mechnikov National University.

5. Gunchenko, Y. O., Lenkov, S. V., Shvorov, S. A., Mezhuev, V. I., Levchenko, A. O., Kuznichenko, S. D., Lenkov, Y. S., Nikolaenko, O. Y., Shvorov, A. S., Berkov, Y. M., & Romanenko, K. Y. (2020). Ternary full single-bit adder (Ukrainian Patent No. 139770). Odesa I. I. Mechnikov National University.

6. Gunchenko, Y. O., Glauberman, M. A., Martynovych, L. Y., Romanenko, K. Y., Mezhuev, V. I., Masliy, N. D., Shugailo, Y. B., Berkov, Y. M., & Fastykovskyi, P. P. (2021). Ternary RS flip-flop (Ukrainian Patent No. 149386). Odesa I. I. Mechnikov National University.

7. Gunchenko, Y. O., Lenkov, S. V., Shvorov, S. A., Mezhuev, V. I., Lendel, T. I., Lukin, V. Y., Zahrebniuk, V. I., Lenkov, Y. S., & Levchuk, V. V. (2018). Universal device for constructing ternary unary operations (Ukrainian Patent No. 130182). National University of Life and Environmental Sciences of Ukraine.

8. Levchuk, V., Gunchenko, Y., Kuznichenko, S., et al. (2018). The concept of constructing logical and arithmetic devices for multivalued logics. In Informatsiini tekhnolohii ta kompiuterne modeliuvannia: Proceedings of the International Scientific and Practical Conference (Ivano-Frankivsk, May 14–18, 2018) (pp. 216–219). Ivano-Frankivsk. https://journal.comp-sc.if.ua/test/index.php/ITCM/article/view/428/220 [in Ukrainian]

9. Zahoor, F., Ahmad, I., Kazim, R., et al. (2024). Design implementations of ternary logic systems: A critical review. Results in Engineering, Article ID 102761. https://doi.org/10.1016/j.rineng.2024.102761

10. Martynovych, L., Gunchenko, Y., Shugailo, Y., & Bercov, Y. (2022). Design and synthesis of ternary logic elements. Computer Systems and Information Technologies, (4), 52–60. https://doi.org/10.31891/csit-2022-4-8

Citations

1. Gunchenko, Y., Shugailo, Y., Bercov, Y., Martynovych, L. Analysis of the current state of the elements of ternary logic. Collection of Scientific Papers of Military Institute of Taras Shevchenko National University of Kyiv. 2022. № 76. С. 88–101. DOI: https://doi.org/10.17721/2519-481x/2022/76-08 (дата звернення: 15.04.2025).

2. Sandhie, Z. T., Ahmed, F. U., Chowdhury, M. H. Design of ternary logic and arithmetic circuits using GNRFET. IEEE Open Journal of Nanotechnology. 2020. Т. 1. С. 77–87. DOI: https://doi.org/10.1109/ojnano.2020.3020567 (дата звернення: 15.04.2025).

3. Багатопороговий елемент багатозначної логіки : пат. 118735 Україна : МПК H03K19/00. № u201701717 ; заявл. 23.03.2017 ; опубл. 28.08.2017, Бюл. № 16.

4. Трійковий півсуматор на основі багатопорогового елемента багатозначної логіки : пат. 122996 Україна : МПК H03K19/00, G06F7/00. № u201706115 ; заявл. 16.06.2017 ; опубл. 12.02.2018, Бюл. № 3.

5. Трійковий повний однорозрядний суматор : пат. 139770 Україна : МПК H03K19/00. № u201905060 ; заявл. 13.05.2019 ; опубл. 27.01.2020, Бюл. № 2.

6. Трійковий RS-тригер : пат. 149386 Україна : МПК H03K19/00. № u202104077 ; заявл. 13.07.2021 ; опубл. 11.11.2021, Бюл. № 45.

7. Універсальний пристрій для побудови трійкових унарних операцій : пат. 130182 Україна : МПК H03K19/00. № u201806401 ; заявл. 08.06.2018 ; опубл. 26.11.2018, Бюл. № 22.

8. Левчук, В., Гунченко, Ю., Кузніченко, С. та ін. Концепція побудови логічних і арифметичних пристроїв для багатозначних логік. Інформаційні технології та комп’ютерне моделювання : матеріали Міжнар. наук.-практ. конф. (Івано-Франківськ, 14–18 трав. 2018 р.). Івано-Франківськ, 2018. С. 216–219. URL: https://journal.comp-sc.if.ua/test/index.php/ITCM/article/view/428/220 (дата звернення: 15.04.2025).

9. Zahoor, F., Ahmad, I., Kazim, R. et al. Design implementations of ternary logic systems: A critical review. Results in Engineering. 2024. Article ID: 102761. DOI: https://doi.org/10.1016/j.rineng.2024.102761 (дата звернення: 15.04.2025).

10. Martynovych, L., Gunchenko, Y., Shugailo, Y., Bercov, Y. Design and synthesis of ternary logic elements. Computer Systems and Information Technologies. 2022. № 4. С. 52–60. DOI: https://doi.org/10.31891/csit-2022-4-8 (дата звернення: 15.04.2025).

Copyright (c) 2025 Kateryna Budat, Larysa Martynovych